You are reporting the paste Verilog latch example.