You are reporting the paste Logical shift verilog if statement.