Report: Verilog case statement state machine compiler

You are reporting the paste Verilog case statement state machine compiler.